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ABSTRACT 
This thesis investigates the sources of the significant discrepancy that exists 
between simulated and the measured results for the temperature dependence of bandgap 
voltage references. Experiments have been conducted to characterize the diodes which 
are the main factors contributing to the nonlinearity in the temperature dependence of 
bandgap reference circuits. Challenges involved in the modelling of the diodes suitable 
for predicting the performance of circuits which extract the bandgap voltage are 
discussed. Model parameters such as the ideality factor n and the saturation current 
temperature exponent m (or xti) are the major terms contributing to the temperature-
dependent nonlinearity in existing device models. Extraction of the parameter m, in 
particular, from measured characteristics of a diode is heavily dependent upon the 
extraction algorithm used which suggests that there are limitations in the functional form 
of existing device models when used in applications where the precise relationship 
between current, voltage, and temperature is critical. 
A two level classification of unauthentic ICs into counterfeits and Trojan bearing 
ICs is discussed that separates perpetuators driven by financial incentives for selling 
commodity components from those driven by a disruptive payload goal. A technique is 
discussed for practically introducing identifiers into any IC that eliminates financial 
incentives for the much more prevalent counterfeit IC problem. 
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CHAPTER 1.    INTRODUCTION:  
On-chip integrated bandgap voltage reference circuits are an integral part of high 
performance electronic circuits like ADCs which generate a digital level value corresponding to 
one of the several voltage levels with respect to an input reference voltage. Voltage reference 
circuits are used to generate a supply, process, and temperature independent deterministic and 
precise DC voltage. The widely used bandgap reference circuits produce a voltage which is 
highly insensitive to temperature, accurate, and suitable for low voltage applications. 
  
Figure 1.1 Basic concept of Bandgap reference circuits 
The basic principle of operation of a bandgap voltage reference is based on the 
temperature dependence the electrical characteristics of the pn junction. A block diagram of a 
basic bandgap voltage reference is shown in Figure 1.1. Typically, the output of the reference is 
the weighted sum of a weighted sum of a PTAT (proportional to absolute temperature) voltage 
and a CTAT (complementary to absolute temperature) voltage generated from a circuit with two 
diodes. The weighting is set so that the output voltage has zero slope at a target temperature 
designated as T0 in the figure. If the circuit is designed so that the curvature is also small at T0, 
the voltage will be nearly temperature independent in the neighborhood of T0. Since the slope is 
0, T0  is often referred to as the inflection temperature Tinf. One popular class of voltage reference 
2 
circuits that are known for having a small curvature at the infection temperature are the bandgap 
circuits. 
The voltage across a diode or the base emitter voltage of a diode-connected transistor 
with constant current has a negative temperature coefficient (i.e. they are CTAT) the difference 
in the diode or the base emitter voltages of diode-connected transistors with constant current 
ratios is proportional to the thermal voltage Vt, which is PTAT.These structures are thus used to 
generate the PTAT and CTAT voltages for bandgap circuits depicted in Figure 1.1. 
 High precision reference circuits which have even better performance than the basic 
bandgap circuits depicted in Figure 1.1 include additional circuitry that compensates for second 
and higher order components of the generated voltage signal. Regardless of whether the 
emphasis is on the basic bandgap circuit or bandgap circuits which include compensation for 
second or higher order temperature effects, the key component that determines the performance 
of these circuits is the diode or the diode connected bipolar transistor. And, in either case, a good 
model of the temperature dependence of the pn junction is critical for designing the bandgap 
circuit. 
For simplicity, this thesis investigates bandgap circuits built with diodes operating under 
forward bias. Most analysis is done using the popular yet generic models of the diodes. 
Simulations are based upon higher level models which include some secondary effects in the 
device model as well. 
 
Background and Motivation 
The major concern of this thesis is to address the issue of discrepancy that the 
experimental performance of the precision references are considerably different from the 
analytical and simulated performance. There are several causes for the discrepancies, the major 
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sources being device model errors, packaging stress, measurement errors and statistical 
parameter variations. Very high accuracy equipment and thermal bath to maintain temperature 
stability for high precision measurements, helps a lot to reduce the magnitude of error due to 
measurements. The errors due to statistical parameter variations are relatively insignificant. 
Literatures show that the device model errors and the packaging stress are the dominant sources 
that cause this discrepancy. The effect of packaging stress on the performance of integrated 
circuits is still one of the ongoing research areas. Studies show that the characteristics of the pn 
junction are changed due to packaging stress and this in turn affects the performance of bandgap 
reference circuits. However, the focus of this thesis is the other major cause of discrepancy 
which is the errors due to modelling of devices, in particular, the temperature dependence model 
of the diode, since the temperature sensitivity of the diodes affects the performance of bandgap 
reference circuits. This could be due to errors in modelling of the devices either in terms of their 
process parameters or in their functional form, or absence of modelling the layout parasitics. 
Hence the main goal of this thesis is to prove that the performance of basic bandgap circuits for 
the use in integrated circuits is degraded because of inadequate temperature dependance 
modelling of the components in the circuit. This is evident from the fact that the experimental 
performance prediction is not as good as the analytical and/or simulation performance of the 
bandgap reference circuits. 
 
A number of examples from the literature can be considered to show how big the 
magnitude of the discrepancy is between the simulated and measurement results. In the paper [1], 
the Kuijk BGR circuit is expected to have a performance of 4.2ppm/∘C at Tinf = 300K with a 
temperature change of ±30 K. However, measurement results show that with Tinf = 300K and a 
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temperature change of ±30 K, its performance is observed to be 7.42 ppm/∘C which is 76% 
worse than the predicted performance even though . This circuit is one of the basic first order 
BGR and still the performance is better than any other later developed second order curvature 
correction circuits. The author states that the extracted process parameter ɳ and bandgap voltage 
Vgo from output voltage equation [1.1], which are supposed to be constants, are not in agreement 
with the values from the literature. However, these values from the literature have been used for 
the analytical calculations. This proves the fact that there is a great amount of discrepancy in 
modelling of the devices in the Kuijk BGR circuit. 
𝑉𝑜 = 𝑉𝑔𝑜 +
(ɳ−1)𝑘𝑇
𝑞
− (
(ɳ−1)𝑘𝑇
𝑞
ln
𝑇
𝑇𝑜
)       [1.1] 
 The predicted and measured values of the output reference voltages do not agree well in 
with Banba circuit [2] as well. The simulated Vref is around 0.8 V and the measured Vref is 
515mV ± 1 mV.  The experimental validation is unacceptable as the threshold voltage of the 
devices used in simulation and on chip are different. The circuit presented by Gabriel A, et al. [6] 
also shows that there is huge disagreement in the results between the simulated(6.5 ppm/ C)and 
the measured values(less than 20 ppm/ C) due to unaccounted parasitic effects of the startup 
circuit. The analysis doesn’t involve characterizing the diode or base-emitter model. This paper 
also suggests that model error exists either in the form of incorrect process parameters or in the 
functional form of the device models. 
The importance of the diode modelling and its effect on the performance of BGR can be 
illustrated with an example. Let us consider the device modelling of a pn junction diode in 
forward biased condition as shown in equation [1.2]. Here, Vt is the thermal voltage, Jsx, m and n 
are process parameters and A is area of the pn junction formed. The diode current has a strong 
temperature dependence due to the exponential term m, which is typically 3. A 1% change in the 
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value of m, causes almost a 20% increase in the value of current, at a constant temperature. An 
increase in temperature at constant value of m, by 10 % causes a change in current by 30%. This 
suggests the diode has a high temperature sensitivity.  
        [1.2] 
Where, 
 
Most bandgap reference circuits can be expressed with an output of the form as shown in 
equation [1.3], where a, b, and c are independent of temperature. 
   VREF(T) =a+bT+cTlnT     [1.3] 
For this structure, the inflection temperature can be expressed as 
𝑇𝑖𝑛𝑓 = 𝑒−(1+
𝑏
𝑐
)
         [1.4] 
It is often convenient to express the output alternatively as 
𝑉𝑟𝑒𝑓(𝑇) = 𝑎 − 𝑐𝑇(1 + ln(
𝑇𝑖𝑛𝑓
𝑇
))         [1.5] 
The normalized output voltage is given as 
𝑉𝑟𝑒𝑓_𝑛𝑜𝑟𝑚 (𝑇) ≅ 𝑎 −
𝑐𝑇(1−ln(
𝑇
𝑇𝑖𝑛𝑓
))
𝑎−𝑐𝑇𝑖𝑛𝑓 
       [1.6] 
 
 
The Kuijk bandgap reference circuit was equation [1.2], in the form of equation [1.3], as 
shown in Figure 1.2. The closed form expression of this circuit is represented in equation [1.4]. 
The resistor values are designed by fixing the Tinf to be 300 K. In this implementation, AD2= 4. 
AD1, R1 = R2= 62k Ω and R0 = 2.56k Ω. 
𝑉𝐺0 
(𝑇) = 𝑉𝐺0
(𝑇𝑛
) −
𝛼 ∗ 𝑇2
(𝑇 + 𝛽)
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  [1.4] 
 
Figure 1.2 Kuijk Bandgap reference circuit   
 
The performance of output Vref of the Kujik BGR was simulated in matlab over the 
temperature range between 200 K and 400 K, where Vg0=1.2V. The performance of the bandgap 
circuits were observed to be different with different emission coefficients(n) and saturation 
current temperature exponent (m), which has been shown in Figure 1.3 (a) and (b) respectively.  
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(a) 
   
                                                               (b) 
Figure 1.3 Output voltage reference Vref: (a) Sensitivity to n (b) Sensitivity to m 
 
The sensitivity of the Kujik BGR to m and n values is evident from the plots. It is 
observed that the TC increases by a factor of 2 when n=1 to 2 and by factor of 2.5 when m = 1.5 
to 2.3. Lower the values of m and n, better is the performance. However, the parameters m and n 
are process dependent. It would not be not easy to  predict the performance of the bandgap 
reference circuits, if these parameters are not extracted accurate enough. 
Another parameter that is usually neglected by most authors during analysis is alpha (α) 
from equation [1.2]. This equation shows the temperature dependence of the bandgap voltage of 
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Si. Thus, the parameters α and β are data fitted from the literature which is around 7e-4 and 1108 
respectively. Figure 1.4 shows the sensitivity of the Kuijk BGR to the parameter α. It was 
observed that the performance is degraded by a factor of 2, when the effect of α is included. It 
could be concluded that the performance prediction could be severely incorrect if the 
temperature dependence of the bandgap voltage is ignored. 
 
Figure 1.4 Sensitivity to alpha 
   This suggests that there has been significant degradation of performance due to 
unconsummated information linking the simulation and the measurements. Considerable efforts 
have been made to extract these parameters in the past. Still the there is an uncertainty in 
extracting the values of the process parameters. The implication is that the model error exists. 
This discrepancy that has to be understood and taken care of to achieve high performance 
voltage reference circuits has motivated to undergo this study.  
 
Objectives 
The objective of this work is to study and analyze the factors contributing to the 
difference between the simulation and measurement results using a simple Kuijk Bandgap circuit 
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using ON 0.5um technology with Cadence software tool. The measurements were done in the 
University Laboratory. 
The goals for this thesis project are set as follows: 
 Design and simulate a simple ideal bandgap circuit using Cadence spectra tool to 
study the basic properties of bandgap circuit 
 Build and test the same circuit in lab using discrete and integrated devices to 
compare it with the ideally simulated results 
 Analyze the practical devices used to build the circuit individually  
 Understand how the diode or the junction diodes in MOS contribute to the non-
idealities circuit 
                                                     
Thesis Outline 
The approach for analyzing the discrepancy in modelling of devices between simulation 
and measured results, is conducting two major experiments which are discussed in Chapters 2 
and 3.In Chapter 2, the discrete implementation of Kuijk bandgap reference circuit with 1N4148 
with experimental validation has been discussed. Chapter 3 deals with validation of the Kuijk 
bandgap reference circuit using diodes in typical processes such as the IC EDU1000, a prototype 
MOS array IC from Texas Instruments. A new physical unclonable function (PUF) which is 
proposed for IC authentication and requires no area, pin, or power overhead, and causes no 
degradation of performance of existing and future COTS components is discussed in Chapter 4. 
This is a significant counterfeit countermeasure since it is built using simple 4T memory cells 
implemented in a circulating shift register making it a simple and reliable method for IC 
authentication. 
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CHAPTER 2.    DISCRETE IMPLEMENTATION OF KUIJK BANDGAP CIRCUIT 
WITH EXPERIMENTAL VALIDATION:  
The first approach to identify the discrepancies between simulated and measured results 
was by analyzing a simple Kujik bandgap reference circuit using discrete diodes. To study the 
performance of a typical bandgap circuit, a Kujik bandgap reference circuit as shown in Figure 
2.1 was designed in ON 0.5um process. 
 
Figure 2.1 Kuijk Bandgap Reference circuit design 
 
The design equations are shown in equation [2.1]. The unknown parameters are
 1 2 1 2, , , ,REF D DV I I V V . These variables can be written by the following five equations. 
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By solving [2.1], the output voltage Vref can be expressed similar to [1.2],as follows,  
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lnV
R
R
V                 [2.2] 
Comparing equation [2.1] with [1.2]: 
         [2.3] 
 
The resistor values are designed by fixing the Tinf to be 45°C. In this implementation, R1= 
R2=62k Ω and R0 = 5.6k Ω. For the purpose of analysis, the method used for determining the 
performance of the BGR in the form of TC is shown in equation [2.4]. Analytically, where n=1 
and m=2.3, the predicted performance for a temperature range of 40 K is 1.8ppm/°C. 
𝑇𝐶𝑝𝑝𝑚 =
𝛥𝑉
𝛥𝑇∗𝑉𝑖𝑛𝑓
∗ 106          [2.4] 
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The tasks involved in this project to determine the discrepancy in the modelling of 
devices, using discrete diodes 1N4148 is as follows: 
• Kujik BGR Circuit design and Implementation 
• Predict performance using analytical equations 
• Simulation results using Generic spectre models  
• Simulation results with ideal diode and practical resistor (TC) models 
• Simulation results with 1N4148 diode models 
• Measurement results using low offset opamp LTC1150CN8 (10μV) 
  
Simulation Results For Generic Spectre Models 
 
The BGR circuit is built using ideal resistors and ideal spice diode models. The values of 
n and m are 1 and 3 respectively. The macro model of an opamp with high gain and gain 
bandwidth product has been used to simulate an ideal opamp. The circuit is simulated by running 
a temperature sweep between 20 °C and 70 °C. The output Vref was plotted against the 
temperature. Figure 2.2 shows the simulation result for the same circuit. It has been observed that 
the performance in terms of the temperature coefficient is 3.9ppm/°C for a 40 K range. 
 
Figure 2.2 Simulation results with ideal resistors and diodes 
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Simulation Results With Ideal Diodes And Practical Resistor (TC) Model 
 
To understand the effect of practical resistors on the performance of the bandgap circuit, 
the temperature coefficient of the resistors were measured in the lab. A few very closely matched 
10k Ω discrete carbon type thin film resistors were taken from the laboratory. The values of the 
resistors were measured in an oil bath to help maintain the same temperature conditions. The 
average temperature coefficient of the thin film carbon resistors at room temperature was found 
to be around -360ppm/°C which agreed with the datasheet values. The first order temperature 
coefficient of the practical resistors at room temperature (27°C) was included in the simulation.  
 
 
Figure 2.3 Simulation results with ideal diode and practical resistor models 
 
Figure 2.3 shows the simulation results of the BGR circuit with ideal diode and practical 
resistors models included. Simulation results help predict a performance of 3.65ppm/°C over 
40K range. The performance of the bandgap reference circuit is improved by 6.4% due to the 
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fact that the TC of the resistors is a negative value. The conjecture is that the practical discrete 
resistors (thin film carbon resistors) can help improve the performance of the bandgap reference 
circuit. 
Simulation Results With 1N4148 Diode Model 
 
The most important component of a bandgap reference circuit that plays a critical role in 
determining its performance is the diodes or the BJTs. The contribution of nonlinearity to the 
BGR circuit by the diodes is studied in this section. For the purpose of simulation, the spice 
model of 1N4148 diode has been used to make apple to apple comparison and observe the 
difference in the performance of the BGR.  
The spice model of 1N4148 is as shown in the lines below: 
“diode is= 4.352E-9 n= 1.906 bv= 110 ibv= 0.0001 rs= 0.6458 cjo= 7.048E-13 vj= 0.869 
m= 0.03 fc= 0.5 tt= 3.48E-9 “ 
 
Characterizing 1N4148 Diodes 
To confirm the diode models with the practical switching diode (1N4148) characteristics, 
I-V characteristics of three closely matched 1N4148 diodes were observed in the oil bath for 
temperature condition of 10°C, 27°C, 40 °C and 70°C. The ideal diode equation shown in 
equation [3.1] was used to extract the parameters Jsx, n and m. 
       [3.1] 
The technique followed for extracting the model parameters is that, three points from the 
measured data: (Id1, Vd1, T1), (Id2, Vd2, T1) and (Id3, Vd3, T2) are chosen. Using the equation 
[3.1] and assuming Vgo=1.2V, the three unknown parameters n, m and Jsx are determined using 
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the three equations. Solving for the equations at operating conditions Vd1=0.5V, Vd2=0.6V, 
T1=27°C and T2=70°C, the measured saturation current (is=Jsx*A) is 4.133nA, saturation current 
temperature exponent (m) and emission coefficient (n) is 0.14 and 1.8 respectively, which is 
almost 5-6% different from the spice diode models. The performance of BGR with the practical 
1N4148 model is 53ppm/°C over 40 K range. The simulation result is shown in Figure 2.4. It 
was also observed that different operating conditions could lead to variation in the extraction of n 
and m values. This suggests that there could be a problem with the modeling equations either in 
terms of process parameters or their functional form or maybe both as well. 
 
Figure 2.4 Simulation results with 1N4148 diode model 
 
The simulation results for the BGR circuit with 1N4148 diode model and practical 
resistor characteristics included is shown in Figure 2.5. It has a performance of 52 ppm /°C. 
Again, it has been observed that the practical resistor helps improve the performance of the 
bandgap reference circuit. 
16 
 
Figure 2.5 Simulation results with 1N4148 diode and practical resistor models 
 
Measurement Results Using Low Offset Opamp LTC1150CN8 
One of the major goals of this project is to study the difference in performance of a 
typical BGR circuit between the simulated and the measured results. A good reason for choosing 
discrete devices is that it helps in quick investigation and also avoids concerns of β(current gain) 
and base spreading resistance (Rb) effects as in BJTs.  
  
Figure 2.6 PCB and laboratory setup 
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The circuit is implemented on a printed circuit board as shown in Figure 2.6 using the 
discrete components: thin film carbon resistors, 1N 4148 diodes and low offset opamp 
LTC1150CN8 with maximum offset voltage of 10µA.  
 
 
Figure 2.7 Measurement results in the Laboratory 
The PCB was completely immersed in oil bath to maintain a consistent temperature 
environment. The measurements were recorded from temperature value of 20°C to 70°C and is 
shown in Figure 2.7. The performance was observed to be 123ppm/°C over a range of 40°C. 
 
Results and Discussions 
 
The above discussed simulation and measurement results have been put together in a plot 
as shown in Table 2.1. The predicted performance over a range of 100 K is shown in Figure 2.8. 
It is observed that the designed bandgap circuit has almost equal performance of a perfectly 
trimmed bandgap reference differing in slope by factor of 2. The performance of the BGR circuit 
is degraded by a factor of 13 when practical diode parameters are included. Further, performance 
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of the practical circuit obtained from the measurement results is almost 30 times worse than the 
ideal simulated results. In conclusion, 43 % of the performance degradation is due to the diode.  
Table 2.1 Comparison of performance using 1N4148 diodes 
Cases at Tinf =318 K TC at 40 K range (ppm/C) 
Analytical model (n=1 m=2.3) 1.8 
Generic spectre simulation (n=1 m=3) 3.9 
With Practical R 3.65 
With 1N4148 Diode (n=1.82 m=0.14) 53 
Practical R and 1N4148 Diode 54 
Measurement results 123 
 
 
Figure 2.8 TC of Bandgap reference circuit 
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The remaining 56% discrepancy between the simulated and measured results could be 
due to the following reasons:  
 Dominant sources : Residual Model errors 
o Side wall effect 
o Poor matching of model parameters such as n and xti 
o BJTs are preferred over diodes 
 Secondary sources: 
o Measurement errors    
o Offset voltage(Vos) of the opamp not being zero 
o Temperature coefficient of Vos not being zero 
o Temperature dependence of Common mode voltage 
o Peltier effect in measurement results 
 
Conclusion 
 
It is evident that there is a significant discrepancy between the simulated and the 
measured results. This could be due to the reason that there are inadequate temperature 
dependence diode models being used to validate the performance of the bandgap reference 
circuits. So the analytical models are not accurate for predicting performance of bandgap 
reference circuits. The conjecture is that there are significant errors in the modelling the 
temperature dependence of diodes for predicting the performance of BGR circuits. The 
performance would be much better with standard integrated pn junction diodes rather than the 
discrete diodes. 
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CHAPTER 3.    IMPLEMENTATION OF KUIJK BANDGAP CIRCUIT WITH 
EDU1000 MOS ARRAY JUNCTION DIODES AND EXPERIMENTAL 
VALIDATION:  
One of the major reasons for degradation of performance of the bandgap reference circuit 
is the use of discrete diodes which causes increased mismatches between the diodes. The second 
approach to achieve the goal of this project in lab is by using integrated pn junctions. For this 
purpose, EDU1000 MOS array was used. Since the datasheet parameters are not available for 
these devices, it had to be extracted from the simulation and measurement results of the IV 
characteristics of the body-drain junction diodes. 
Characterization of EDU1000 
The MOS array EDU1000 from Texas Instruments consists of N-channel and P-channel 
devices with long and short gates. The layout and the location of these devices are shown in the 
Figure 3.1. To make use of the junction diodes, a p-channel long gate device identicated by a 
yellow box, with W=120um, L=3um was chosen and characterized. 
 
 
 
 
 
 
 
 
 
 
Figure 3.1 Layout of EDU1000 MOS array 
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 The MOS device has its body tied to the source. The gate and drain are tied to the 
ground, thus making using of the body-drain junction diode. From the BSIM model, the junction 
diode equation is given as in equation [3.3]. This suggests that there are three diodes namely the 
diodes in the sidewall, bottom wall and the gate edge, connected in parallel which form the 
junction diode as a whole. 
   [3.3] 
Where, 
 
The simulation results as shown in Figure 3.2 obtained from TI were used to characterize the 
junction diodes with the diode voltage being swept from the 0 to 1 V in steps of 1mV and the 
temperature being swept from -10°C to 7°0C in steps of 10°C. However, it is not possible to 
make use of equation [3.3] to extract the process parameters, as it is necessary to isolate each of 
the diodes or at least two diodes at a time to extract all the process parameters of the junction 
diode. For the sake of simplicity, the analytical diode equation shown in equation [3.4] was used 
to approximately extract the junction diode parameters. It is observed that at operating conditions 
Vd1=0.5V, Vd2=0.6V, T1=27°C and T2=70°C, solving for three equations with three unknowns 
n=1.4 and m=0.3. 
     [3.4] 
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Figure 3.2 I-V characteristics of Single transistor 
 
Measurement Results 
The PMOS long channel device and PMOS differential pairs from the EDU1000 MOS 
array were diode connected and characterized. The lab setup is similar to the one used for 
characterizing the 1N4148 diode. The laboratory setup where the component were assembled 
and soldered on the PCB is shown in Figure 3.3. The oil bath used for the purpose of temperature 
stable measurements has also been shown in the same figure. 
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Figure 3.3 Laboratory setup using EDU1000  
 
Equation [3.4] was used to extract the model parameters of the MOS pn junctions. It was 
observed to have n =1.4, is=14fA and m=0.4 at operating conditions ________. 
 
Measurement Results Using Low Offset Opamp LTC1150CN8 and EDU1000 
The junction diodes in the long channel pmos transistors were used in this 
implementation. The long channel PMOS which has dimensions W=120um, L= 3um replaces 
D1 in Figure 2.1. The differential pmos long channel pairs were used in the place of the D2 in 
Figure 2.1. The Kuijk bandgap circuit implementation using carbon thin film resistors, low offset 
opamp LTC1150 and the drain body junction diodes in EDU1000 has been shown in Figure 3.4. 
The diode ratio between M2 and M1 is 2:1. 
24 
 
Figure 3.4 Kuijk Bandgap Reference circuit using EDU1000 
 
By iterative process, the resistor R0 was trimmed to obtain a curve with the Tinf to be at 
45°C. The performance of this is circuit it observed to be 20ppm/°C for a temperature range of 
40 K. The measurement results of the BGR using EDU1000 is shown in Figure 3.5. 
 
Figure 3.5 Measurement results using EDU1000 
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Results and Discussion 
The above discussed simulation and measurement results have been put together in a plot 
as shown in Table 3.1. The predicted performance over a range of 100 K is shown in Figure 3.6. 
It is observed that the designed bandgap circuit using EDU1000 show measurement results that 
are has almost performance six times worse than the reference simulation circuit, but six times 
better than measurement results using the 1N4148 diodes. However, on extracting the process 
parameters of the junction diode using simple analytical model, the performance is predicted to 
have performance as that of a perfectly trimmed bandgap reference.  This indicates that 
temperature dependent model of the diode to extract parameters is, n and m is definitely 
incorrect. 
Table 3.1 Comparison of performance using EDU1000 junction diodes 
Cases at Tinf =318 K TC at 40 K range (ppm/C) 
Analytical Model ( n=1 m=2.3) 1.8 
Generic spectre simulation ( n=1 m=3) 3.9 
Practical R and EDU1000  ( n=1.37 m=0.2) 1 
Measurement results with EDU1000 20 
Measurement results with1N4148 123 
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Figure 3.6 TC of Bandgap reference 
It can be concluded that the performance is better with integrated diodes. It is also evident 
that there is a large deviation in performance prediction by simulation using extracted 
parameters. 
Conclusion 
 
It is evident that the performance of BGR circuit is better with integrated diodes and also 
there is a significant discrepancy in the performance between analytically modeled, simulated 
and measured results. This is due to the reason that there are inadequate temperature dependency 
models being used to validate the performance of the bandgap reference circuits. There is an 
uncertainty of model parameters such as n and m. So, the analytical models are not accurate for 
predicting performance of bandgap reference circuits. It is important that the analytical 
calculations need to use better models for predicting performance. Even the of the art BSIM 
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models of diodes not adequate. The conjecture is that it might be better to obtain accurate models 
for the purpose of analysis. 
The future work would involve improving models of pn junction that include extracting 
the process parameters of side wall, bottom wall and gate edge junction diodes. The process of 
extracting such parameters involve creating different diode test structures with different areas, 
perimeters, the MOS transistor’s width and length. This could help obtain a better model for the 
body-drain junction diodes. 
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CHAPTER 4.    UNAUTHENTIC IC COUNTERMEASURES FOR FUTURE 
INTEGRITY OF THE SEMICONDUCTOR SUPPLY CHAIN 
 
Introduction  
The semiconductor industry has a growing concern on the integrity of the integrated 
circuit supply chain due to globalization. The major concern is the presence of counterfeit or 
unauthentic parts in the supply chain due to its reduced reliabilities and degraded performance. 
The unauthentic parts that are inserted in the supply chain remain undetected as they are made 
such that the physical appearance and the electrical properties of these parts are very similar to 
those of their counter-authentic parts. The malefactors have become expertise in making the 
counterfeit parts indistinguishable from their counterpart authentic parts [8]. Thus the ICs are 
vulnerable to security risks [9] such as changes in the functionality, information leaks or 
complete failure of the system. This is a great threat to consumers especially government and 
military applications.   
 
Classification Of Unauthentic Parts 
Based on the supply chain vulnerabilities, the unauthentic parts could be classified into 
several taxonomies [8]. However, we would consider two main classifications of unauthentic 
parts as depicted in Figure 4.1, for the purpose of discussion. This classification as “counterfeits” 
and “Trojan-bearing” is useful as both are viewed to be similar with respect to impacts on the 
supply chain and their defense mechanisms. But in reality they are fundamentally different in the 
ramifications and the defense mechanisms. 
The “counterfeits” are similar to classical currency counterfeiting since the counterfeiters 
are driven by the financial incentives that can be gained by selling the parts as a commodity at a 
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price comparable to that of an authentic part. Invariably the counterfeiters will try to not only 
make the physical appearance nearly identical to that of the authentic part but also the electrical 
properties. Degrading the electrical properties or the reliability of part is not the target for the 
counterfeiters due to the technical challenges or financial incentives. The performance of a 
counterfeit part may be inferior and/or the reliability may be degraded. In some cases, the 
counterfeit parts may be superior in performance and/or reliability when compared with the 
authentic part though this is likely not a goal of the counterfeiter either. 
 
Figure 4.1 Two-level classification of unauthentic parts 
The “Trojan-bearing” parts on the other hand are aimed to deliver a disruptive payload to 
the end user of the part. The hardware Trojans are known to cause denial of service by an 
intentional reduction in the reliability as a payload, as from the literature. Though the impact of 
disruption caused by Trojan bearing parts in the payload is very similar to those created through 
the random failure parts or their counterfeit parts, the main goal is to have denial of service as a 
disruptive payload and are not concerned about obtaining financial rewards for removing or 
obtaining the authentic parts from the supply chain. These Trojan-bearing parts also do have 
physical appearance and electrical properties similar to that of their authentic parts to avoid being 
detected, as like with the counterfeit parts, as they propagate through the supply chain. 
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 Challenges Posed 
This classification is significant as it helps provide insight into the distinction in the types 
of defense mechanisms between the counterfeit and Trojan-bearing parts in mitigating the 
introduction of unauthentic parts into the supply chain. The literature suggests that, though it 
might be desirable to have one defense mechanism that will mitigate the introduction of both 
types of unauthentic parts, a universal defense mechanism is less likely to evolve in the 
foreseeable future. The other biggest challenge involved in developing countermeasures against 
counterfeits is that, the level of difficulty in detecting counterfeit ICs is increasing due to the 
increased level of sophisticated tools used by the counterfeiters to replace the authentic parts 
with their unauthentic counterparts. The dominant targets are the low complexity ICs which 
could be easily counterfeited without having much financial strain on the counterfeiters. The 
literature says that the estimated counterfeit IC market is at around 1% of total semiconductor 
sales and the counterfeit IC market has been strong for many years and cause hundreds of 
millions of dollars’ worth of loss of global revenue every year. This would continue to prevail 
and grow unless and until more effective measures which do not pose a financial strain on the 
manufacturers are implemented. Though there are a small number of anecdotal observations that 
successful nefarious insertions may have occurred, there is no documented evidence of any 
Trojan-bearing circuit into the supply chain.  
 
Contribution of This work 
                This work focuses only on the counterfeit IC problem and on eliminating the 
financial incentives. Most counterfeiters are driven entirely by the financial incentive of selling 
commodity parts at the going rate for authentic parts. Hence eliminating the financial incentives 
on the counterfeiting ICs would expunge the counterfeit industry completely. 
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                For the purpose of authentication, identifiers or fingerprints are usually 
introduced into or on an integrated circuit and by recording fingerprints at manufacture in an 
appropriate database, the end user can verify whether or not a fingerprint corresponds to that 
recorded by the manufacturer.  Though this authentication approach has been known for well 
over two decades, there is little use of this method today to address the counterfeit IC problem.  
There are several reasons for this.  Primarily, 
1. Extra die area  
2. Extra pins for reading fingerprint 
3. Adverse effects of fingerprint circuit on desired circuit 
4. Extra overhead for establishing and maintaining fingerprint database 
5. Vulnerability to cloning of the fingerprint (spoofing) 
6. Lack of financial incentive for manufacturers to eliminate counterfeits 
7. Legacy parts without fingerprints already in supply chain. 
 
The proposed work is and would be an efficient technique for authentication in which 
appropriate fingerprints are put in place on new designs so, over time, as new parts become 
legacy parts, fingerprint information that can be used for authentication will still be available. 
For those systems integrators concerned about authenticity and reliability, additional value would 
be immediately placed on parts that could be authenticated. But for this approach to be adopted 
by industry, the first six items on this list must be addressed. A new fingerprint circuit is 
proposed that will address the first three items on the list.     
Silicon PUFs exploit the intrinsic randomness due to the inherent statistical process or 
manufacturing variations of a device to produce their unique fingerprints [9-10]. Since these 
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sequence of codes are unique and have a very low chance of being repeated based on the number 
of bits of this code sequence, it serves as an effective identifier or tag for the particular part in 
which it is introduced. This key could easily be cloned and counterfeited as it enters the 
untrusted environment between the manufacturer and the end user. But the ultimate goal of this 
proposed circuit which would be not be a financial burden to the manufacturers is to reduce the 
financial incentives that appeal to the counterfeiters. Hence, eliminating the reason for 
counterfeiting could significantly help eliminate counterfeits in the supply chain. This PUF 
circuit has been designed such that the supply, ground and output pins for this circuit is shared 
with the original IC. A subthreshold PUF circuit has been designed such that the circuit operates 
only at supply voltages well below the nominal supply voltage values. The unique sequence 
codes are generated due to the random variations and mismatches in the transistors of the 
memory cells, when the supply voltage to the IC is powered down to almost half the nominal 
value. This fingerprint circuit doesn’t require extra die area or pins since this simple circuit could 
be implemented in the area under the bonding pads. Since this authentication circuit is operated 
well below the nominal supply, the operation of the original IC is unaffected by that of the 
fingerprint circuit. 
This authentication circuit which would be introduced along with the authentic parts can 
be operated and tested at ± 5 °C the room temperature and thus doesn’t require any specific 
operating and testing requirements. Also, the proposed circuit has an internally generated clock 
signal which could be challenge with respect to testing. However, standard proven techniques for 
clock and data recovery schemes [11] could be used to detect the frequency of the internally 
generated clock signal, as there are no time constraints on locking the clock signal. Better 
performing PLLs and CRCs could help lock the clock frequency at faster rates. The prototype 
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PUF circuit was designed in a UMC 65nm process with a normal supply voltage of 1.2V.  The 
total area of the authentication circuit is about 45% of the area required for a single bonding pad. 
 
The Proposed PUF Operation and Implementation 
 
 The proposed PUF circuit which would significantly help eliminate the counterfeit ICs 
from the supply chain is based on a simple 4T digital memory cell. The memory cells are connected 
together in a circulating shift register. The block diagram of the proposed authentication is shown 
in Figure 4.2. The supply pin, ground pin and the output pins are shared between the original IC 
and the PUF circuit. The subthreshold authentication circuit is activated by a trigger circuit when 
the supply voltage is powered down below nominal value of the supply voltage (Vddn) with the use 
of PMOS switches. A ring oscillator operated in weak inversion is used to generate a 10 MHz 
clock signal to drive the digital memory cell based circulating shift register. 
 
Figure 4.2 Block diagram of proposed PUF circuit 
Due to the random mismatch of minimum-sized inverters, each of the memory cell will 
come up in either the [0, 1] state or the [1, 0] state and would be stored in the latch as shown in 
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Figure 4.3.  A prototype PUF circuit suitable for counterfeit mitigation has been designed 
that has 64 memory cells. The minimum sized transistors are helpful in maximizing the 
randomness of the properties of the memory cell as well as reducing the area of the fingerprint 
circuit. A deterministic set of 20 memory cells serve as ‘Comma’ bits which help in the sequence 
head detection.  Thus the 64 bits truly random sequence of codes generated from the memory 
cells are connected in the circulating shift register and are read at the output pin. 
 
Figure 4.3 4T Memory cell 
 
When the supply is powered down to 80 % of the nominal supply voltage value (Vddn), 
the desired circuit stops operating. The trigger circuit outputs a low level signal which turns on 
the PMOS switches and this in turn turns on the subthreshold authentication circuit. The ring 
oscillator will also operate in sub threshold. The PUF code can be read by monitoring the output 
of the circulating shift register. Since the PUF circuit will operate only in weak inversion and be 
deactivated during normal operation of the desired circuit, it will use existing pins on the IC for 
communicating with the output. Thus the two circuits work exclusively and the presence of the 
authentication circuit doesn’t cause any adverse effects on the original IC. 
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Trigger Circuit 
The threshold trigger circuit is a circuit which produces a control signal to turn on the 
PMOS switches when the supply (Vdd) is around 80% of the normal supply (Vddn) and turn off 
the switch when the supply is at the nominal supply voltage Vddn. The trigger circuit is designed 
by exploiting the threshold property of the inverter. The schematic in Figure 4.4 shows the 
implementation of this trigger circuit. 
 
Figure 4.4 Threshold Trigger Circuit 
 
 
The first stage is an NMOS based voltage divider, where the pull up and pull down 
network are sized such that the output V0 is half the value of Vdd. The next two stages are 
skewed inverters sized to produce the threshold value of around 0.9 V. When the supply voltage 
(Vdd) is low, the signal ‘V0’ is lower than the threshold voltage of the inverter constructed by M3 
and M4. Therefore, the signal ‘V1’ will follow the supply voltage (Vdd). As the supply voltage 
(Vdd) continues to increase, the signal ‘V0’ becomes larger than the threshold voltage of M4, 
thus V1 decreases. When the supply voltage (Vdd) is large enough, and the V1 is smaller than the 
threshold voltage of the second inverter, the second inverter will change its state from low to 
high.  
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In this prototype design, when the supply voltage (Vdd) is at its nominal value which is 
1.2V, the output of this threshold circuit is high which keeps the switch to the PUF circuit remain 
open, disconnecting from the supply. When the Vdd is almost 0.9V, the output voltage is low as 
shown in Figure 4.4. This turns on the PMOS switch to activate the PUF circuit. The threshold 
point or the trip point of this trigger circuit is designed for around 80% of the normal supply such 
that it is still far away from both 1.2V and 0.6V which accommodates the transition between the 
two modes of operation.  Therefore, it is robust to mismatches or process variations. 
 
 
Figure 4.5 Transfer curve of the supply threshold trigger circuit 
 
Clock Generation Circuit And Non-overlapping Clock Generator 
 
The built-in clock generation circuit is based on a ring oscillator circuit.  A simplified 
schematic showing the implementation of the clock circuit is in Figure 4.6. A simple five stage 
ring oscillator circuit generates a periodic sinewave signal, then two buffers are added to reshape 
the signal to a pulse wave. DFFs are used to do the frequency division operation to produce clock 
frequency of 10MHz. When the PMOS switch is turned on by the trigger circuit, the clock circuit 
is powered and 10 MHz clock signal is generated. 
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Figure 4.6 Ring oscillator for clock generation 
 
Non-overlapping clocks generate clocks φ1 and φ2 from the 10MHz clock generated by 
the ring oscillator. It is important that φ1 and φ2 required to operate the shift register are never 
high at the same time.  When φ1 is high and φ2 is low, the shift register transfers the data from 
one memory cell to another. When φ1 is low and φ2 is high, the latch holds the data in the memory 
cell. Non-overlapping clock signals help prevent data loss. 
 
Figure 4.7 Non- overlapping clock generation 
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The generated clock frequency signal 10MHz (fclk) and 20 MHz (2 fclk) from the clock 
generator circuit with the frequency division blocks is used to obtain φ1 and φ2 with the help of 
simple logic circuits. The logic circuit used for generating the non-overlapping clock is shown in 
Figure 4.7. The waveforms that represent the generation of φ1 and φ2 is shown in Figure 4.8. 
 
Figure 4.8 Non-overlapping clock signals 
 
4T Memory Cell Based PUF Circuit 
Each of the Boolean variables will be based upon the output of a four-transistor digital 
memory cell. The unclonable and unique intrinsic physical properties such as the threshold 
voltage (Vth) of each of the transistors in the 4T cell, depending on statistical variations on the 
transistor, the output of the inverters can either be a high or low level signal. This simple latch 
stores this logic level based on the initial conditions of the transistors. 
When the supply voltage is decreased to 80 % of the nominal value (Vddn), the trigger 
circuit turns on the PMOS switch which activates the PUF circuit. The values stored in the 
memory cells latches are driven by the clock signal to be shifted to the adjacent memory cell. 
The four transistor memory cells are connected in a circulating shift register and clocked with a 
39 
clock generated with a ring oscillator as shown in Figure 4.9 (a). Figure 4.9(b) shows that the 
individual memory cells are connected together using switches T1 and T2.    
 
 
(a) 
 
 (b) 
Figure 4.9 Sub-Threshold PUF Generator; (a) Circulating Shift Register (b) Components of the 
Shift Register 
 
When the supply is at 1.2V (Vddn), the PUF circuit is disconnected from the supply, 
ground and the output pin. A switch S1 is implemented to close the loop of the latch to help 
restore the initial conditions when the PUF circuit is dormant. The memory cell will operate in 
sub-threshold and will be deactivated during the normal operation of the circuit thereby causing 
no adverse effects on the desired circuit. The probability of each 4T cell that the initial condition 
at its output is either low or high is 0.5.   
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Thus the probability that two 64-bit code generated could be identical is given by the 
equation [4.1].  
         
64 201( ) 5.421 10
2
P   
    [4.1] 
 When the supply voltage is powered down to almost 0.6V, the trigger circuit activates 
the ring oscillator and the shift register. Figure 4.10 shows the working of the shift register. 
Figure 4.10 (a) shows that when T1 is ON the data from the previous cell is transferred to the 
adjacent and this data shifts right when T2 is ON as shown in Figure 4.10 (b). The initial 
conditions of the inverters in the memory cells are dictated by random mismatches, whereas for 
the check sequence or the ‘Comma’ bits are deterministic by designing the transistor sizes 
appropriately. 
 
Figure 4.10 Operation of Shift Register; (a) T1 is ON and T2 is OFF (b) T1 is OFF and T2 is ON 
 
Generation Of PUF Code And Comma Sequence 
The shift register consists of circularly connected 84 memory cells, where 64-bits 
generate the unique random code and rest of the 20 “Comma” bits are for head detection of the 
41 
64-bit sequence. When the supply is close to 0.6V, the 84-bit code is generated. A typical code 
with 20 fixed comma bits for head detection and 64 bit random PUF is depicted below. 
[ 1  0  0  1  1  1  …  0  1   |  1  0  1  1  1  0  0  0  1  1  …  0  0  0  1 ] 
| ----20 bit fixed code---- |----64 bit random unique sequence----| 
 
The 20 comma bits are determined by sizing the basic memory cell to produce either a ‘0’ 
or ‘1’. Skewed inverters are used to generate the deterministic output code. An inverter with 
stronger NMOS (SN) would almost always generate a ‘0’ at its output as the NMOS would try to 
pull the output to ground. On the other hand, the inverter with stronger PMOS (SP) would try to 
pull the output to follow Vdd which would be a ‘1’ as shown in Figure 4.11.  
 
(a) 
 
(b) 
Figure 4.11 Memory cells with deterministic offset; (a) Skewed inverters (b) Memory cells 
generate zero and one at the output respectively 
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The 20-bit ‘comma’ could be any combination of ‘0’ and ‘1’, but should not be 
symmetric from the head to the tail. The length of comma bit is chosen in a way that it would 
take up the least area and power and also have a very low possibility of the repetition of the 
comma bit in the unique and random 64 bit code. Due to the very small probability of such a case 
to occur, the use of more number of comma bits to eliminate the repetition in the 64 bit PUF 
would not be economically efficient and beneficial. The comma bit used in this prototype design 
is ‘10101000010101010001’.The comma bit is followed by the 64-bit unique sequence which is 
determined by the random mismatch in intrinsic properties of the transistors. As with any PUF 
that depends upon the random variation of device characteristics, the output code of a PUF 
circuit for a given device may not always be the same.   Actually, the PUF code is a 
neighborhood in an n-dimensional space and hamming distance between two sequences is used 
to determine whether two codes are in the same neighborhood.  If they are in the same 
neighborhood, it is assumed that they are from the same device. 
 
Simulation Results 
  The fingerprint circuit was designed in UMC 65nm with a normal supply voltage of 
1.2V.  When the supply (Vdd) is at around 0.6V, the clock generation circuit generates φ1, φ1’, 
φ2 and φ2’. This helps in reading out the PUF code at the output of the shift register. . Two 
transient simulation results of the shift register output that displays one cycle of the 20-bit 
comma and the first 10 bits of the random sequence are shown in Figure 4.12.  
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Figure 4.12 Simulation results of the PUF Code 
 
The first simulation was done at ideal conditions which outputs the dictated comma bits 
‘10101000010101010001’ followed by 10 bits of 0s. The circuit was also tested by simulating 
the different threshold voltage transistors manually to realize the random mismatch 
characteristics. It is observed that the second simulation results have different set of the 10 bits 
code.  Both the simulation results have the same 20-bit ‘comma’ sequences, but with different 
and unique 64-bit authentication codes. This validates the operation of the operation of the 
proposed PUF circuit. 
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Conclusion 
A dynamic shift register based physical unclonable function (PUF) circuit which requires 
no area, pin, or power overhead, and causes no degradation of performance of existing and future 
COTS components for IC authentication has been proposed. A good control strategy to help 
isolate the operation of the PUF circuit and the main digital IC has been implemented. By 
reusing the supply pin and output pin of the IC and implementing the circuit under existing bond 
pads, the authentication function can be achieved without any extra pins or die area. 
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CHAPTER 5.    CONCLUSION 
Since this thesis discusses about two different works the conclusion on each of them 
would be discussed separately in this chapter. The first work focuses on the device modelling 
in reference design and the latter one discuses about counter measures for counterfeit ICs. 
 
The conjecture on the de4vice modelling of reference circuits based on the 
experiments conducted is that the performance is better with integrated diodes. It could be 
observed that there is a significant uncertainty of model parameters such as m and n. This 
inaccurate modelling degrades the performance of bandgap reference circuits. Analytical 
calculations need to use better models for predicted performance. Even the state of the art 
BSIM models of diodes are not adequate. The future work would include obtaining improved 
models of the pn junctions that include the side wall, bottom wall and the gate edge.   
 
The second work discussed about designing a simple digital memory cell based PUF 
circuit which requires no are, pin or power overhead. It causes n degradation of performance 
of the existing and future COTs components for IC authentication. This technique is a very 
reliable and has a good control strategy to help isolate the operation of the PUF circuit and 
the main digital IC. In conclusion, it successfully reduces the financial incentive to 
counterfeiters and also minimizes the overhead for manufactures.
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